Kun Shan University Institutional Repository:Item 987654321/8615
English  |  正體中文  |  简体中文  |  Items with full text/Total items : 26062/26657 (98%)
Visitors : 10051308      Online Users : 281
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ksu.edu.tw/handle/987654321/8615

    Title: 升壓式直流/直流轉換器電流模式控制晶片之新型時脈與三角波產生電路
    Newly-Design Clock and Ramp Generator Circuit for Current-Mode Control IC of Boost DC/DC Converter
    Authors: 魏榮宗(Rong-Jong Wai)
    廖俊傑(Jun-Jie Liaw)
    Keywords: 升壓式直流/直流轉換器
    boost DC/DC converter
    bulk-driven operational amplifier
    clock and ramp generator circuit
    Date: 2008-09-05
    Issue Date: 2010-02-23 09:27:12 (UTC+8)
    Abstract: 本文係提出一升壓式直流/直流轉換器電流模式控制晶
    產生電路也需工作於1.5V 之上,而無法於低電壓1V 脈波寬
    度調變升壓式直流/直流轉換器下運用。文中提出1V 脈波與
    器電路電晶體門檻電壓0.8V 限制。經模擬得知,利用基底驅
    高增益邊界(約為60dB)和相位邊界(約為90 度)及高頻寬(約為
    1.5MHz),而運用此架構之新型1V 脈波與三角波產生電路,
    可在低電壓1V 中正確產生脈波與三角波訊號,且由於使用
    低電壓1V 為工作電壓,因此本架構擁有相當低功率消耗(約
    In this study, a new clock and ramp generator circuit is
    designed for the current-mode control IC of a boost DC/DC
    converter. In conventional clock and ramp generator circuit
    framework via operational amplifier (OP-Amp), the operational
    voltage of OP-Amp/clock and ramp generator circuit is limited to
    be over 1.5V because of the problem of high threshold voltage in
    MOSFET. Thus, it can not work for a pulse-width-modulation
    (PWM) boost DC/DC converter when a low-voltage 1V source is
    applied. The newly-design clock and ramp generator circuit with
    bulk-driven OP-Amp structure is proposed to cope with the
    limitation of 0.8V threshold voltage in MOSFET. From the
    HSPICE simulated results, the bulk-driven OP-Amp can work
    well for 1V operational voltage with low power consumption
    (about 471.6564μW), and has high gain margin (about 60dB),
    phase margin (about 90 degree) and bandwidth (1.5MHz).
    Relation: 台灣電子電力研討會暨展覽會
    Appears in Collections:[Graduate School and Department of Electrical Engineering] 2008 Taiwan Power Electronics Conference & Exhibition

    Files in This Item:

    File Description SizeFormat
    升壓式直流直流轉換器電流模式控制晶片之新型時脈與三角波產生電路.pdf2591KbAdobe PDF18View/Open

    All items in KSUIR are protected by copyright, with all rights reserved.

    ©Kun Shan University Library and Information Center
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback