English  |  正體中文  |  简体中文  |  Items with full text/Total items : 26734/27330 (98%)
Visitors : 13204088      Online Users : 376
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ksu.edu.tw/handle/987654321/4950

    Title: Chip Implementation of a 1.5-GHz Gain-Control Phase Shifter
    Authors: 盧春林
    Date: 2008
    Issue Date: 2009-09-11 19:52:17 (UTC+8)
    Abstract: This paper presents a 1.5-GHz RF gain-control phase-shifter fabricated in TSMC 0.18-μm CMOS process. The vector-synthesis topology is applied in this work to achieve a wide range phase-shift from 0° - 360° for the processed RF signal. A gain-control buffer amplifier is added immediately after the phasesynthesizer to compensate the signal attenuation. The measured maximum attenuation is -21 dB for each of four attenuators which are the core circuits of the phase-synthesizer. The measured gain-control range of the buffer amplifier is around -16 dB at 1.5 GHz. The power consumption of the chip is 14.4mW under 1.8 V power supply. The chip size is 0.74 × 0.68 mm2.
    Relation: Innovative Computing Information and Control, 2008. ICICIC '08. 3rd International Conference on, p.239
    Appears in Collections:[智慧機器人工程系所] 會議論文

    Files in This Item:

    File Description SizeFormat
    盧春林-國外研討會發表論文(Chip Implementation of a 1.5-GHz Gain-Control Phase Shifter).pdf196KbAdobe PDF115View/Open

    All items in KSUIR are protected by copyright, with all rights reserved.

    ©Kun Shan University Library and Information Center
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback