English  |  正體中文  |  简体中文  |  Items with full text/Total items : 26418/27014 (98%)
Visitors : 11693312      Online Users : 378
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version

    Please use this identifier to cite or link to this item: http://ir.lib.ksu.edu.tw/handle/987654321/3484

    Title: A Single-Stream Pipelined Instruction Decompression System for Embedded Microprocessors
    Authors: JeangYuan-Long (蔣元隆)
    Date: 2006-12-18
    Issue Date: 2009-08-15 00:02:26 (UTC+8)
    Abstract: For instruction decompression, techniques such as single buffering, double buffering and pipelining have been proposed. However, due to jumping penalty, these techniques incur more delays in pipeline or system has to be stopped to refill the cache buffers. A Pipeline with Back-up for Flushing (PBF) technique has been developed that incurs no delay and without stopping due to jumping. However, the first instruction of each basic block should not be compressed and be put in another ROM, and thus the compression ratio should be sacrificed. This paper improves the PBF technique such that a single program ROM needed only. The simulation results for several benchmarks show that the average compression ratio is decreased about 11%, and the hardware cost deceased about 8%.
    Relation: IEEE IIH-MSP 2006, 18-20 December, 2006, California USA
    Appears in Collections:[資訊工程系所] 會議論文

    Files in This Item:

    File Description SizeFormat
    蔣元隆 IIHMSP-2006-772-final.pdf167KbAdobe PDF632View/Open

    All items in KSUIR are protected by copyright, with all rights reserved.

    ©Kun Shan University Library and Information Center
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback