English  |  正體中文  |  简体中文  |  Items with full text/Total items : 25831/26425 (98%)
Visitors : 8120714      Online Users : 360
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: http://ir.lib.ksu.edu.tw/handle/987654321/14270


    Title: A 16 Bit Adder/Subtractor using hybrid IGDI/CMOS design
    Authors: Po-Ming Lee
    Yun-Hsiun Hung
    Wen-Pin Chen
    Keywords: CMOS
    IGDI
    Inverted Gate Diffusion Input
    Full Adder
    Date: 2007-09-28
    Issue Date: 2007-10-01 15:56:30 (UTC+8)
    Abstract: Adders are crucial components used digit circuits, many improvements has been made to refine the design of an adder. In this paper, an inverted gate diffusion input (IGDI) scheme is proposed. Instead of using standard CMOS logic gates, a hybrid CMOS/IGDI scheme is adopted in a full adder
    design. The hybrid scheme not only reduces the number of MOSs required in a full adder, but also maintain its performance. In addition, the propose hybrid CMOS/IGDI architecture is scalable to meet large adder design. In short, the proposed hybrid CMOS/IGDI adder architecture can be taken as a better alternative adder design.
    Appears in Collections:[電子工程系所] 2007年系統雛型與電路設計創新應用研討會

    Files in This Item:

    File Description SizeFormat
    p60.pdf277KbAdobe PDF0View/Open


    All items in KSUIR are protected by copyright, with all rights reserved.


    本網站之所有圖文內容授權為崑山科技大學圖書資訊館所有,請勿任意轉載或擷取使用。
    ©Kun Shan University Library and Information Center
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback