English  |  正體中文  |  简体中文  |  Items with full text/Total items : 25458/26052 (98%)
Visitors : 6676764      Online Users : 91
RC Version 7.0 © Powered By DSPACE, MIT. Enhanced by NTU Library IR team.
Scope Tips:
  • please add "double quotation mark" for query phrases to get precise results
  • please goto advance search for comprehansive author search
  • Adv. Search
    HomeLoginUploadHelpAboutAdminister Goto mobile version


    Please use this identifier to cite or link to this item: https://ir.lib.ksu.edu.tw/handle/987654321/12207


    Title: A Novel Method for Real-Time Tracer Data Sequence Compression of FPGA-Based SoC On-Chip Debugger
    SoC 晶片內部除錯器的即時資料壓縮技術
    Authors: 蔡國瑞;Guo-Ruey Tsai
    林明權;Min-Chuan Lin
    Contributor: 電子工程系
    Keywords: SoC (System on Chip)
    Compression
    de-Compression
    logic state tracer
    FPGA (Field Programmable Gate Array)
    on-chip debugger
    Date: 2007-07
    Issue Date: 2010-12-03 16:24:35 (UTC+8)
    Publisher: 崑山科技大學
    Abstract: We have presented a two-level tracer data compressor design with pipeline structure for
    real-time data sequences compression of FPGA-based SoC on-chip debugger. A
    counter-based coarse level compression process is used for continuously repeating tracer data
    sequences, and the following fine level compression processes, including both fixed-length
    real-time fine compression and variable-length fine compression, are proposed to further
    compress the similarity bits between two neighbor tracer data of the de-repeated tracer data
    sequence. The two-level tracer data compressor not only is synchronous with the tracer
    sampling clock rate, but also needs less synthesized chip area. The compression ratio of such
    tracer data compressor is very high up to 100 times dependent of the tracer data channel
    arrangement. By the parametric hardware-description language module design, we can
    reconfigure flexible tracer data channel and data storage structure in order to match with
    different system requirements.
    Relation: 崑山科技大學學報第四期 第1~10 頁(民國96 年7 月)
    Journal of Kun Shan University, Vol.4, pp.1~10(Jul, 2007)
    Appears in Collections:[崑山科技大學學報] 第4期

    Files in This Item:

    File Description SizeFormat
    1.p1~p10.A03_SoC晶片內部除錯器的即時資料壓縮技術.pdf141KbAdobe PDF1237View/Open


    All items in KSUIR are protected by copyright, with all rights reserved.


    本網站之所有圖文內容授權為崑山科技大學圖書資訊館所有,請勿任意轉載或擷取使用。
    ©Kun Shan University Library and Information Center
    DSpace Software Copyright © 2002-2004  MIT &  Hewlett-Packard  /   Enhanced by   NTU Library IR team Copyright ©   - Feedback