

IMPLEMENTATION OF SWITCHED RELUCTANCE MOTOR DRIVE SYSTEM USING DIGITAL FPGA SCHEME

Tsung-Lieh Hsien and Chao-Ming Huang

Department of Electrical Engineering, Kun Shun University, Tainan, 710 Taiwan, R.O.C.

Zheng-Ping Lin

AC Servo Drive Design, Industrial Automation Business Unit, Delta Electronics, INC. Tainan, 741 Taiwan, R.O.C.

ABSTRACT

This paper presents a digital anti-windup IP controller using a field programmable gate array (FPGA) device to improve the dynamic performance of the switched reluctance motor (SRM). Traditionally, the PI controller is designed for operating in the linear region. The windup phenomenon will occur when the output of the PI controller is saturated. The proposed method is then developed to reduce the degradation in the system performance due to saturation. When the output of the IP controller is saturated, the integral state is reset to zero with a rate of the integral time constant by negatively feeding back the controller output. The dynamic characteristics of overshoot, settling time, and load disturbance rejection can then be improved. In addition, the proposed SRM based drive system was implemented by using a digital FPGA scheme to improve the drawback of the analog circuit method. Comparisons have been made to the conventional IP and anti-windup PI controllers. Results show that the proposed anti-windup IP controller outperforms the others methods in terms of overshoot, settling time, and load disturbance rejection.

Key words: anti-windup, switched reluctance motor, field programmable gate array.

I. INTRODUCTION

The switched reluctance motor (SRM) has the advantages of simple structure, robust performance, and low manufacturing cost when compared to the widely used dc motor. However, the SRM still has some unsolved problems, such as the higher torque ripple due to its doubly salient structure, the acoustic noise, and the saturated flux that may limit its applications in high-performance motor drive systems.

Much research has been devoted to coping with the techniques for torque-ripple minimization of SRM. In [1], a balanced commutator was designed to allow accurate current tracking and then reduce the torque ripple over a reasonable operating speed. In [2], a hybrid torque-ripple-minimizing controller is presented along

with the simulation and experimental results. The intelligent methods, such as neural network and fuzzy logic [3]-[4], were also presented to solve the torque-ripple problem of the SRM. All of the above techniques have been proposed as practical solutions to the problem of torque ripple for SRM.

In addition to the techniques of torque-ripple minimization, some researchers are also devoted to improve the torque performance of the SRM. These techniques include rotating vector methods for smooth torque control [5], variable structure approach for robust speed control [6], sliding-mode observer for position and speed estimation [7], and the reduction of mutual saturation effect to improve torque performance [8].

In this paper, an alternative approach is developed to implement the SRM drive system. Since the SRM is designed for operating in the saturation region, the torque performance is needed to be promoted by the

square of the current due to the saturation phenomenon. Therefore, equation (9) shall be modified to correspond with practical conditions.

III. THE DRIVE SYSTEM OF SRM

According to (7) and Fig. 2, the positive electromagnetic torque can be produced while the phase current is excited at the positive slope of inductance. When the slope of inductance is negative, the opposite electromagnetic torque is provided. But if the phase current is excited at the zero slope of inductance, the rotor will be locked.

The drive system was developed with a three-phase SRM constructed with twelve stator poles and eight rotor poles as shown in Fig. 3. Figure 4 depicts the drive system of the SRM. Each phase consists of two power transistors and one freewheel diode. Such a drive system provides the path of energy discharge while one phase is turned on.

IV. THE PROPOSED APPROACH

This paper proposes the FPGA based anti-windup IP controller to achieve a better performance of the motor drive system. Fig. 5 depicts the block diagram of the proposed method. In Fig. 5, the left-side block is the FPGA based software structure, while the right-side block is the hardware structure. The proposed closed-




Fig. 2 Electromagnetic torque and inductance with different rotor position.




Fig. 3 The structure of the SRM used in this paper (12/8 poles).

loop control strategy includes external-loop speed-feedback control and inner-loop current-feedback control. For the external-loop speed-feedback control, the sensor of the rotor position detects the rotor signal and sends it to the speed estimation module which provides the actual speed of the SRM for closed-loop speed control. For the inner-loop current-feedback control, the commutation logic receives the signals of rotor position and judges which phase (A, B, or C) is turned on. Then the switch selects the signal of excited phase current and compares it with the current command obtained from the speed controller to obtain the difference of current signals which will be further sent to the current controller to carry out the inner-loop current-feedback control. Details of the proposed method are described in the following subsections.

4.1 The IP Controller

To describe the difference between PI and IP controllers, schematics of these two controllers are depicted in Fig. 6. The PI controller has a proportional as well as an integral term in the forward path; while the IP controller moves the proportional term to the feedback path and it acts like feedback compensation. Compared with the PI controller, the IP controller has the advantages of a smaller overshoot and faster settling time for both step response and load-variation response [12].

4.2 The Proposed Anti-windup IP Controller

Since the SRM is designed for operating in the saturation region, the windup phenomenon will occur if the traditional PI or IP controller is adopted. To further improve the performance of the IP controller, the anti-




Fig. 4 The three-phase drive system of SRM.




Fig. 5 Block diagram of the proposed method.




Fig. 6 Schematics of (a) PI controller and (b) IP controller.

windup IP controller based on the FPGA scheme has been presented in this paper.

For the variable-speed control system, if the bandwidth of the current controller is greater than the bandwidth of the speed controller by over ten times, the current dynamics can be neglected. Therefore, the variable-speed control of the SRM shown in Fig. 7 can be modeled as a first-order system as follows.

$$\dot{\omega}_r = -\frac{1}{\tau_m} \omega_r + \frac{k_T}{J} v - \frac{T_L}{J} \quad (10)$$

where ω_r is the motor speed, $\dot{\omega}_r$ is the differential of ω_r , τ_m is the mechanical time constant(=J/B), v is the plant input, and k_T is the torque constant.

As depicted in Fig. 7, the plant input v is limited nonlinearity as follows:

$$v = \begin{cases} u_{\max}, & \text{if } u > u_{\max} \\ u, & \text{if } u_{\min} \leq u \leq u_{\max} \\ u_{\min}, & \text{if } u < u_{\min} \end{cases} \quad (11)$$

where u_{\min} and u_{\max} denote the lower and upper bound of u , respectively. The output of the IP controller u can be expressed as

$$u = w - k_p \omega_r \quad (12)$$

where k_p is the proportional gain of IP the controller and w is the integral state. When the speed command or the external load has a large step change, the output of the IP controller u may be saturated. This induces that the plant input is clamped at a prescribed maximum value and the integral state may rapidly converge to zero. Otherwise, the integral state will accumulate the speed error and the IP action is activated. The integral state w can be expressed as follows.




Fig. 7 Schematic diagram of the proposed anti-windup IP controller.

$$\dot{w} = \begin{cases} k_I e & , \text{if } u = v \\ k_I e - \frac{1}{\tau_I} u & , \text{if } u \neq v \end{cases} \quad (13)$$

where k_I denotes the integral gain and τ_I represents the integral time. From (13), it implies that the IP controller is saturated if $u \neq v$, and linear if $u=v$. Equation (13) also assumes that mechanical time constant τ_m is much slower than integral time τ_I .

4.3 Stability Conditions

As shown in (11), the speed controller is operated in either the saturated region or in the linear region. When operating in the saturated region, the anti-windup control strategy will assure that the IP controller can converge toward the linear region. Hence, it is desired to characterize both the domain of attraction when the IP controller is saturated and the asymptotic stability in the linear region.

A. Attractivity Condition

In order to derive the stable condition from saturation to linear, we first define the speed error e as follows:

$$e = \omega_r^* - \omega_r \quad (14)$$

Using (10), it follows that:

$$\dot{e} = -\dot{\omega}_r = -\frac{1}{\tau_m} e - \frac{k_T}{J} v + \frac{1}{\tau_m} \omega_r^* + \frac{T_L}{J} \quad (15)$$

When operating in the saturation region, the dynamics of integral state w can be written as

$$\dot{w} = k_I e - \frac{1}{\tau_I} (w - k_p \omega_r) \quad (16)$$

Let $k_I = k_p / \tau_I$, we have

$$\dot{w} = -\frac{1}{\tau_I} w + \frac{k_p}{\tau_I} \omega_r^* \quad (17)$$

Since $\tau_m \gg \tau_I$, the integral state is much faster than that

of the speed error dynamics. Hence, the integral state w can be neglected and the output of the IP controller in (12) can be rewritten as

$$u = -k_p \omega_r = k_p e - k_p \omega_r^* \quad (18)$$

According to (18), there exists a boundary of speed error E_b , which defines the operating domain of the IP controller, and can be expressed as

$$E_b = \frac{u_{\max} + k_p \omega_r^*}{k_p} = \frac{u_{\max}}{k_p} + \omega_r^* \quad (19)$$

Note that if $|e| > E_b$, the IP controller will operate in the saturation region. Otherwise, the IP controller will operate in the linear region.

Now, consider the Lyapunov function

$$V(e) = \frac{1}{2} e^2 \quad (20)$$

The stability condition is satisfied when $\dot{V}(e) \leq 0$. Differentiating (20) yields

$$\dot{V}(e) = e \dot{e} = -\frac{1}{\tau_m} e^2 + e \left(-\frac{k_T}{J} v + \frac{1}{\tau_m} \omega_r^* + \frac{T_L}{J} \right) \quad (21)$$

Substituting (15) into (21) yields

$$\begin{aligned} \dot{V}(e) &= -\frac{1}{\tau_m} e^2 + e \frac{k_T}{J} u_{\max} + e \left\{ \frac{1}{\tau_m} \omega_r^* + \frac{T_L}{J} \right\} \\ &\leq -\frac{1}{\tau_m} |e|^2 + |e| \left\{ \frac{k_T}{J} u_{\max} + \frac{1}{\tau_m} |\omega_r^*| + \left| \frac{T_L}{J} \right| \right\} \end{aligned} \quad (22)$$

To satisfy the stability condition, the absolute speed error e can be expressed as

$$|e| \geq \frac{k_T}{B} u_{\max} + |\omega_r^*| + \frac{|T_L|}{B} \quad (23)$$

Aggregating Eqs.(19) and (23), and satisfy the condition of $|e| < E_b$, the attractivity condition can be expressed as

$$|T_L| < \left(\frac{B}{k_p} - k_T \right) u_{\max} \quad (24)$$

B. Asymptotic Stability Condition

When the IP controller operates in the linear region, the IP action is activated and the speed error is accumulated. It follows using (15) that the speed error equation can be expressed as

$$\dot{e} = -\left(\frac{1}{\tau_m} + \frac{k_T k_p}{J} \right) e - \frac{k_T}{J} w + \left(\frac{1}{\tau_m} + \frac{k_T k_p}{J} \right) \omega_r^* + \frac{T_L}{J} \quad (25)$$

To acquire the asymptotic stability condition, the Lyapunov function is used and given by

$$V(e, w) = \frac{1}{2} \frac{J}{k_T} e^2 + \frac{1}{2} \frac{\tau_I}{k_p} (w - w_{ss})^2 \quad (26)$$

where w_{ss} is the steady-state of integral state w and the gain of k_p is positive. The time derivative of Lyapunov function can then be written as

$$\begin{aligned} \dot{V}(e, w) &= -\frac{J}{k_T} \left(\frac{1}{\tau_m} + \frac{k_T k_p}{J} \right) e^2 \\ &\quad + e \left\{ \left(\frac{J}{k_T \tau_m} + k_p \right) \omega_r^* + \frac{T_L}{k_T} - w_{ss} \right\} \end{aligned} \quad (27)$$

In general, the integral state will have an adequate value w_{ss} given by

$$w_{ss} = \frac{J}{k_T} \left\{ \left(\frac{1}{\tau_m} + \frac{k_T k_p}{J} \right) \omega_r^* + \frac{T_L}{J} \right\} \quad (28)$$

When the term $\dot{V}(e, w)$ in (27) is less or equal to zero, the stable condition in the linear region is then satisfied. But in the saturation region, w_{ss} must be less than u_{\max} . The asymptotic stability condition can therefore be obtained as follows:

$$\left(\frac{1}{\tau_m} + \frac{k_T k_p}{J} \right) |\omega_r^*| + \left| \frac{T_L}{J} \right| \leq \frac{k_T}{J} u_{\max} \quad (29)$$

or

$$\left(B + k_T k_p \right) |\omega_r^*| + |T_L| \leq k_T u_{\max} \quad (30)$$

If the operating conditions satisfy the inequality in (30), even if the IP controller output is saturated, the error dynamics can still asymptotically converge in the linear region.

4.4 Design Methods

For a step speed command r , such that $|r| \leq E_b$, the closed-loop transfer function $U(s)/R(s)$ in the linear region can be expressed as

$$\frac{U(s)}{R(s)} = G(s) = \frac{k_p \left(\frac{1}{\tau_I} s + \frac{1}{\tau_I \tau_m} \right)}{s^2 + \left(\frac{k_p k_T}{J} + \frac{1}{\tau_m} \right) s + \frac{k_p k_T}{\tau_I J}} \quad (31)$$

To keep the speed error in the linear region, the output of the IP controller must be less than the limitation of the plant input u_{max} . From (19), the following equation can be obtained

$$k_p |r| |G(s)| \leq k_p (E_b - \omega_r^*) \quad (32)$$

where the transfer function $G(s)$ must satisfy :

$$|G(j\omega)| \leq 1, \quad \forall \omega \quad (33)$$

We now consider a second-order function given by

$$\frac{U(s)}{R(s)} = G(s) = \frac{b_2 s^2 + b_1 s + b_0}{a_2 s^2 + a_1 s + a_0} \quad (34)$$

where a_x and b_x are real values. When $U(j\omega) \leq R(j\omega), \forall \omega$, the transfer function must satisfy the condition given in (33). Therefore,

$$|G(j\omega)|^2 = \frac{(b_0 - b_2 \omega^2)^2 + b_1^2 \omega^2}{(a_0 - a_2 \omega^2)^2 + a_1^2 \omega^2} \leq 1 \quad (35)$$

Rearrange inequality in (35), the relation between a_x and b_x can be expressed as

$$|a_2| \geq |b_2|, \quad |a_0| \geq |b_0|, \quad a_1^2 - b_1^2 - 2(a_0 a_2 - b_0 b_2) \geq 0 \quad (36)$$

Comparing (31) with (34), the stability region of k_p and τ_I can be obtained as follows:

$$\tau_I \geq \frac{k_p J}{\sqrt{(k_p k_T + B)^2 + k_T^2} - k_T} \quad (37)$$

4.5 The FPGA based Scheme

The FPGA is composed of many integrated circuits that provide the basic functions of combinational logic and sequential logic. Through the connection of each logic cell by vertical channel and horizontal channel, the FPGA can carry out some useful functions designed by the users. In this paper, the FPGA based scheme is employed to construct the digital anti-windup IP controller for the SRM system. Figure 8 illustrates the FPGA scheme of the proposed anti-windup IP controller. The scheme is implemented in an Altera FPGA chip using Max+pulse II software. In addition, the numerical representation of the data uses the floating-point method. The precision of the circuit depends on the definition of the parameters. If the parameters are expressed only with decimal component, then its precision can be reached at 2^{-15} .

As shown in Fig. 8, the output of the digital integrator can be expressed as

$$y(n) = x(n) + y(n-1) \quad (38)$$

where $x(n)$ is the input of the digital integrator and $y(n-1)$ is the register output. Note that the register holds the previous output of the integrator and sends the one-step time-delayed output signal back to the adder to perform the integration function. The comparator is served as a limiter which limits the signal level within the lower and upper bounds. When the output of controller exceeds the boundaries, the comparator will output a signal to the multiplexer to hold on boundary values. In the meantime, the output of the comparator enables the negative-feedback function of $1/\tau_I$. On the other hand, if the output of controller doesn't exceed the boundaries, the output of comparator is the same as the controller output and the negative-feedback function of $1/\tau_I$ will be disabled.

Figure 9 depicts the schematic diagram of FPGA based scheme, which can be summarized in the following steps:

- Step 1 Initialize the related devices.
- Step 2 Detect the rotor position and output the commutation signal.
- Step 3 Check if the current exceeds the rated value? If it is true, disable the commutation output; otherwise, proceed to the next step.
- Step 4 Execute the current-feedback control. Repeat steps 3 to 4 until they are executed five times.
- Step 5 Check if the current is saturated. If it is true, perform the proposed anti-windup IP control; otherwise, proceed to execute the traditional IP control.
- Step 6 Update current command and proceed to step 2.

To exhibit the proposed FPGA scheme, simulations on the FPGA circuit were implemented. Figure 10 shows the simulation signals of positive commutation logic, where A1, A2, B1, B2, C1, and C2 are gate drive signals and S0, S1, and S2 are rotor position signals. The system clock used in the FPGA scheme is 10 MHz. Figure 11 reveals the simulation results of the current-feedback and speed-feedback controllers. As shown in the figure, the sampling time of current loop and speed loop are




Fig. 8 The FPGA scheme of the proposed anti-windup IP controller.




Fig. 9 The schematic diagram of the FPGA based anti-windup IP controller.

102.4 μ s (OSC1) and 512 μ s (OSC3) respectively. When the speed command (W_r_COM) is set at 1800 rpm and the actual speed (W_r) fed back from the motor is 1600 rpm, the current command (I_COM) can then be estimated by the speed controller. The obtained current command (84 or 3.36A) is compared with the actual current (Current) and acquires the controller output (C_OUT) of 293 via the current controller, which means the current controller will output 28.6% duty cycle of PWM to the drive system of the SRM. By following the above processes, the closed-loop control strategy of FPGA scheme can be accomplished.

V. THE EXPERIMENTAL RESULTS

As shown in Fig. 5, the structure of the proposed method comprises of two phases: hardware and software. The hardware phase consists of the SRM, power stage, FPGA modules, and interface circuits, while the software phase contains commutation logic, speed estimation, current controller, and speed controller. Table 1 shows the specifications for the SRM used in this paper. Table 2 reveals the execution time and sampling time for both current-feedback and speed-feedback controllers. Since the bandwidth between current loop and speed loop is different, the sampling time of the speed-feedback controller is set to five times of the current-feedback controller.

To verify the performance of the proposed method, experiments of step response and load variation are implemented. Comparisons of the proposed method with other methods are also made in this section.




Fig. 10 Simulation signals of positive commutation logic.




Fig. 11 Simulation results of current-feedback and speed-feedback controllers.

Table 1 The specifications for SRM used in this paper.

Number of stator poles	12
Number of rotor poles	8
Rated capacity	120V, 2.5A
Rated speed	1500 rpm
Range of speed	100 ~ 2000 rpm
Overload capability	1.1 times of rated capacity

Table 2 Execution time and sampling time for each controller.

	Execution time	Sampling time
Current-feedback controller	Each time while counters interrupt	102.4 μ s (9.765kHz)
Speed-feedback controller	Once while current-feedback controller executes five times	512.0 μ s (1.953kHz)

A. Step-Response Experiment

For the step-response experiment, the transfer function from the current loop to the speed loop is $1250/(s+0.893)$. The parameters of rise time t_r , damping ratio ζ , and the other parameters such as k_{Iv} , k_{pv} , and k_I are listed in Table 3.

Figures 12 and 13 show the responses of speed and current commands for different controllers at 1000 rpm and 1800 rpm respectively. The windup phenomenon occurs at 1800 rpm. Table 4 shows the performance criteria of each controller, including rise time, overshoot, settling time, and steady state error. Experimental results obtained from windup and non-windup cases reveal that the proposed anti-windup IP control method can provide superior performances such as no overshoot, faster settling time, and better steady state error than the other control methods.

Table 3 The setting of each parameter.

Methods	Parameters				
	t_r	ζ	k_{Iv}	k_{pv}	τ_I
IP controller	0.4	0.975	0.862	0.0505	0.1500
Anti-windup PI controller	0.4	0.800	0.867	0.0126	0.1533
Anti-windup IP controller	0.4	0.975	0.862	0.0505	0.0383

Notes: t_r : Rise time; ζ : Damping ratio; k_{Iv} : Integral gain; k_{pv} : Proportional gain; τ_I : Integral time




Fig. 12 The speed and current responses at 1000 rpm.




Fig. 13 The speed and current responses at 1800 rpm.

Table 4 Performance comparison of each controller at 1800rpm.

	Performance parameters			
	Rise time	Over-shoot	Settling time	Steady state error
IP controller	0.32s	12.22 %	0.72 s	0.44%
Anti-windup PI controller	0.36s	8.33%	0.88s	0.44%
Anti-windup IP controller	0.33s	0.00%	0.35s	0.00%




Fig. 14 The speed and current responses with load variation at 1800 rpm.

B. Load-Variation Experiment

To verify the dynamic performance of the proposed method, load-variation experiment was also implemented. Figure 14 depicts the speed and current responses with the load increased and reduced for different controllers at 1800 rpm. The load was increased at $t=3s$ and reduced at $t=6s$. The experimental results reveal that the proposed anti-windup IP controller has the better performance of load disturbance than the other methods.

VI. CONCLUSIONS

A new technique that combines anti-windup IP controller and the FPGA device to construct a variable-speed SRM system has been presented in this paper. Results from step response and load variation experiments have shown that the proposed method outperforms the other methods in overshoot, settling time, steady-state error, and load disturbance rejection. Besides, compared with traditional analog implementation methods, the proposed FPGA based digital implementation method provides several advantages, such as direct hardware implementation, easy reconfiguration of circuit, and not being influenced by temperature.

REFERENCES

- [1] R. S. Wallace and D. G. Taylor, "A balanced commutator for switched reluctance motors to reduce torque ripple," *IEEE Trans. Power Electronics*, vol. 7, no. 4, pp. 617-626, Oct. 1992.
- [2] I. Husain, "Minimization of torque ripple in SRM drives," *IEEE Trans. Industrial Electronics*, vol. 49, no. 1, pp. 617-626, Feb. 1992.
- [3] Z. Lin, D. S. Reay, B. W. Williams, and X. He,

- “Torque ripple reduction in switched reluctance motor drives using B-spline neural networks,” *IEEE Trans. Industry Applications*, vol. 42, no. 6, pp. 1445-1453, Nov./Dec. 2006.
- [4] S. Mir, M. E. Elbuluk, and I. Husain, “Torque-ripple minimization in switched reluctance motors using adaptive fuzzy control,” *IEEE Trans. Industry Applications*, vol. 35, no. 2, pp. 461-468, Mar./Apr. 1999.
- [5] N. J. Nagel and R. D. Lorenz, “Rotating vector methods for smooth torque control of a switched reluctance motor drive,” *IEEE Trans. Industry Applications*, vol. 36, no. 2, pp. 540-548, Mar./Apr. 2000.
- [6] T. S. Chuang and C. Pollock, “Robust speed control of a switched reluctance motor drive using variable structure approach,” *IEEE Trans. Industry Applications*, vol. 44, no. 6, pp. 800-808, Dec. 1997.
- [7] R. A. McCann, M. S. Islam, and I. Husain, “Application of a sliding-mode observer for position and speed estimation in switched reluctance motor drives,” *IEEE Trans. Industry Applications*, vol. 37, no. 1, pp. 51-58, Jan./Feb. 2001.
- [8] Y. Liu and P. Pillay, “Improved torque performance of switched reluctance machines by reducing the mutual saturation effect,” *IEEE Trans. Energy Conversion*, vol. 19, no. 2, pp. 251-257, June 2004.
- [9] Y. Peng, D. Vrancic, and R. Hanus, “Anti-windup, bumpless, and conditioned transfer techniques for PID controllers,” *IEEE Control Sys. Magazine*, vol. 16, no. 4, pp. 48-57, Aug. 1996.
- [10] A. Visioli, “Modified anti-windup scheme for PID controllers,” *IEE Proc.-Control Theory Application*, vol. 150, no. 1, pp. 49-54, Jan. 2003.
- [11] D. Zhang, H. Li, and E. G. Collins, “Digital anti-windup PI controller for variable-speed motor drives using FPGA and stochastic theory,” *IEEE Trans. Power Electronics*, vol. 21, no. 5, pp. 1496-1501, Sep. 2006.

- [12] F. I. Ahmed, A. M. El-Tobshy, and M. M. Ibrahim, “(I-P) Adaptive controller for DC motor drives : a hardware and software approach,” in *Proc. Int. Conf. Control*, no. 455, Sep. 1998, pp. 1146-1150.



Tsung-Lieh Hsien was born in Chia-yi, Taiwan on February 19, 1957. He received his M.S. and Ph.D. degree from National Taiwan University of Science and Technology and National Cheng Kung University, Taiwan in 1988 and 1997, respectively, all in Electrical Engineering.

Since 1998, he has been an Associate Professor at the Department of Electrical Engineering, Kun Shan University. His research interests are in robust control, power-saving techniques and electric motor control.



Chao-Ming Huang was born in Kaohsiung, Taiwan on December 6, 1962. He received both M.S. and Ph.D. degrees from National Cheng Kung University, Tainan, Taiwan in 1992 and 1997, respectively, all in Electrical Engineering.

Since 2003, he has been a full Professor at the Department of Electrical Engineering, Kun Shan University. His research interests are in intelligence algorithm and motor control.



Zheng-Ping Lin was born in Chia-yi, Taiwan on June 19, 1980. He received the M.S. degree from Kun Shun University, Tainan, Taiwan in 2004. Since 2005, he has been a Senior Engineer at the AC Servo Design, Industrial Automation Business Unit, Delta Electronics.

His research interests are in motor encoders and motor control.

